



Single channel signal flow diagram



Details of LVDS Receiver

Figure 3. Stratix High-Speed Interface Deserialized in $\times 10$ Mode



Notes to Figure 3:

(1) $W = 1, 2, 4, 8, \text{ or } 10$.

$J = 4, 8, \text{ or } 10$.

W does not have to equal J . When $J = 1$ or 2 , the deserializer is bypassed. When $J = 2$, the device uses DDRIO registers.

(2) This figure does not show additional circuitry for clock or data manipulation.

Figure 4. Receiver Timing Diagram





Figure 27. Stratix Fast PLL Block Diagram


Clock for LVDS inputs



Notes to Figure 27:

- (1) For high-speed differential I/O mode, the high-speed PLL clock feeds the serializer/deserializer (SERDES). Stratix devices only support one rate of data transfer per fast PLL in high-speed differential I/O mode.
- (2) High-speed differential I/O SERDES control signal.

Figure 2. Stratix Enhanced PLL



Master clock to
generate 83.333Mhz
from 132ns signals
(X11)

Notes to Figure 2:

- (1) External feedback is available in PLLs 5 and 6.
- (2) This external output is available from the g0 counter for PLLs 11 and 12.
- (3) These four counters and external outputs are available in PLLs 5 and 6.

Software tested
Configured
components

8 LVDS
receivers

8 input buffer 2 port memories


Master clock

132ns clk

83.33Mhz clock

Input buffer read
address generator


Input buffer write
address generator



Date: July 22, 2002

major_logic.bdf

Project: major_logic



SIMILAR SUCCESSFUL DESIGNS COMPLETED AT THE UNIVERSITY OF CHICAGO

All are 9U VME and have a VME interface (currently in use in CDF)
All include Altera FPGAS and required the same design tools

• BOARD	• QUANTITY
• Prefred	• 10
• Dirac	• 100
• Crate Sum	• 16
• Track Fitter	• 16
• Hit Finder	• 50
• Flash ADC	• 4
• Ghost Buster	• 4